
Quiz 1

(January 22nd @ 5:30 pm)


PROBLEM 1 (30 PTS)

• Complete the timing diagram of the logic circuit whose VHDL description is shown below:



PROBLEM 2 (40 PTS)


• The following is the timing diagram of a logic circuit with three inputs. Simplify the Boolean expression of the circuit and sketch the minimized circuit.




PROBLEM 3 (30 PTS)

• Complete the timing diagram of the digital circuit shown below. You must consider the propagation delays. Assume the propagation delay of every gate is 5 ns. The initial values of all signals are plotted in the figure.

1





Instructor: Daniel Llamocca